Explore Career Opportunities with GSV’s world-class sponsor partners

43
companies
9,001
Jobs

Physical Design and Implementation Engineer

Google

Google

Design
Bengaluru, Karnataka, India
Posted on Tuesday, May 23, 2023

Qualifications

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 2 years of experience in physical design.
  • Experience in high performance synthesis, PnR and sign-off optimizations, sign-off convergence, including Static Timing Analysis (STA), electrical checks and physical verification.
  • Experience in one or more synthesis/PnR tools (e.g., Genus, Innovus, DC, ICC).

Preferred qualifications:

  • Experience in computer architecture.
  • Knowledge of Verilog/SystemVerilog.
  • Understanding of circuit design, device physics, and submicron technology.
  • Excellent scripting skills with languages (e.g., Python, Tcl, Perl, etc.).

About the job

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

As a Physical Design and Implementation Engineer, you will develop high performance hardware and software to enable Google continuous innovations in working with Application Specific Integrated Circuits (ASIC). You will work with architects and logic designers to drive architectural feasibility studies, develop timing, power, and area design goals and explore Register Transfer Language (RTL)/design trade-offs for physical design closure. You will also work with Verification and Software teams to understand and implement the design requirements for clocking and power management.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Develop all aspects of ASIC RTL to GDS (Graphic Data Stream) implementation for high Power Performance Area (PPA) designs.
  • Manage block and full-chip level physical implementation and Quality of Results (QoR), including timing and area.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

At Google, we’re committed to building a workforce that is more representative of the users we serve and creating a culture where everyone feels like they belong. To learn more about our diversity, equity, inclusion commitments and how we’re building belonging, please visit our Belonging page for more information.

We welcome and encourage people who are expecting and/or parents-to-be to apply to this or any other role at Google.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles.