RTL Design Engineer, TPU Compute
This job is no longer accepting applications
See open jobs at Google.See open jobs similar to "RTL Design Engineer, TPU Compute" ASU+GSV Summit.Design
Sunnyvale, CA, USA
Posted on Wednesday, January 31, 2024
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
- Digital design experience using SystemVerilog RTL.
Preferred qualifications:
- 4 years of digital design experience.
- Experience interacting with software, architecture, and other cross-functional teams.
- Experience applying computer architecture principles to solve open-ended problems.
- Knowledge of processor design, accelerators, and/or memory hierarchies.
This job is no longer accepting applications
See open jobs at Google.See open jobs similar to "RTL Design Engineer, TPU Compute" ASU+GSV Summit.