CPU RTL Design Manager, Silicon
CPU RTL Design Manager, Silicon
- linkCopy link
- emailEmail a friend
In-office locations: Mountain View, CA, USA; Austin, TX, USA; Poughkeepsie, NY, USA.
Remote location(s): Oregon, USA.
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 10 years of experience in high-performance CPU or AI accelerator logic/RTL design including micro-architecture definition and PPA optimizations.
- 6 years of experience in people management, developing employees.
- Experience with HDL language and front-end design methodology.
- Experience with CPU or AI accelerator integration with SoC.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
- Experience leading front-end design for modern processor components or AI accelerators.
- Experience with ARM Instruction Set Architecture.
- Experience with SoC design, architect, and integration.
About the job
In this role, you will contribute to all phases of designs of Central Processing Unit (CPU) subsystems from design specification to productization, including integration into goal System on a chips (SoC).
Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
- Develop CPU subsystem front-end designs, emphasizing micro-architecture and RTL design for the next generation CPU.
- Propose performance enhancing micro-architecture features, and work with Software, Architect, and Performance teams for trade-off studies.
- Deliver designs meeting Performance, Power, Area (PPA) goals with production quality and become familiar with modern techniques, interpret the techniques into design constructs, and languages in order to provide guidance to and participate in the performance evaluation effort.
- Work with the Verification team to ensure production of quality designs, and the physical design and power teams to meet frequency, power, and area goals.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.