Senior Physical Design Engineer, Mixed Signal, Silicon
This job is no longer accepting applications
See open jobs at Google.See open jobs similar to "Senior Physical Design Engineer, Mixed Signal, Silicon" ASU+GSV Summit.Senior Physical Design Engineer, Mixed Signal, Silicon
- linkCopy link
- emailEmail a friend
Google welcomes people with disabilities.
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of experience in physical design.
- Experience with PnR/APR, STA, EMIR, and DRC tools/flows working on synthesized designs.
- Experience in one or more scripting languages (e.g., Tcl, Python, etc.).
Preferred qualifications:
- Experience with low-power design techniques such as multiple power domains, power switches, level shifting, isolation, and dynamic voltage/frequency scaling using Unified Power Format (UPF).
- Experience with advanced Engineering Change Order (ECO) techniques including full layer and metal-only changes.
- Experience with synthesis and optimization methodologies.
- Experience with Analog and Mixed Signal (AMS/DMS) design integration including custom routing, shielding, and analog macro integration.
- Experience working with scaled Complementary Metal Oxide Semiconductor (CMOS) processes (e.g., FinFET).
- Knowledge of version control systems such as Git.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Generate high-quality Place and Route (PnR) results for one or more digital blocks, including Design Rule Checking (DRC) and Layout Versus Schematic (LVS) signoff, working closely with front-end designers and back-end physical design integration engineers.
- Monitor the timing of blocks closely with modern Static Timing Analysis (STA) tools and techniques, and recommend design enhancements when an issue arises.
- Analyze designs based on key metrics, including power, area, and performance trade-off.
- Apply engineering best practices (e.g., code review, testing, refactoring) to the design and implementation of ASIC blocks.
- Analyze power integrity Electromagnetic migration and IR drop (EMIR) of blocks and implement fixes once issues are identified.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
This job is no longer accepting applications
See open jobs at Google.See open jobs similar to "Senior Physical Design Engineer, Mixed Signal, Silicon" ASU+GSV Summit.