Google

Lead CPU Design Verification Engineer, Silicon

Design Verification Engineer, Machine Learning, Silicon

Design Verification Lead, Silicon

RTL Design and Verification Lead, Silicon

SoC Design Engineer, Google Cloud

CPU Design Verification Engineer, Google Cloud

Senior Silicon DFT Lead, Google Cloud

Physical Design Lead, Static Timing Analysis

Testchip Backend Lead

ASIC Design Lead, Machine Learning, Silicon

Senior CPU Performance Architect

Chiplet Technologist and Design Integration Technical Lead, Silicon

The ASU+GSV Summit is the Knowledge Economy's Mecca of conversation and activism devoted to accelerating learning innovation around the world. Register now for the 2015 ASU+GSV Summit, taking place April 6-8, 2015 at The Phoenician Resort in Scottsdale, AZ.

ASU GSV Summit

ASU+GSV Summit

Tell us about your professional DNA to get discovered by any company in our network with opportunities relevant to your career goals.

Leverage our network to build your career.

#### Welcome!

Thank you for joining ASU GSV Summit Network!

To help us best support you in your search, please take a few minutes to tell us about what you are looking for in your next role. We’ll use this information to connect you to relevant opportunities in the ASU GSV Summit network as they come up.

You can always update this information later.

Welcome to the ASU GSV Summit talent network

As our companies grow, they look to us to help them find the best talent.

Signal that you'd be interested in working with a ASU GSV Summit company to help us put the right opportunities at great companies on your radar. The choice to pursue a new career move is then up to you.

Explore Career Opportunities with GSV’s world-class partners

Powered By

Lead CPU Design Verification Engineer, Silicon

Design Verification Engineer, Machine Learning, Silicon

Design Verification Engineer, Machine Learning, Silicon

Design Verification Lead, Silicon

RTL Design and Verification Lead, Silicon

SoC Design Engineer, Google Cloud

CPU Design Verification Engineer, Google Cloud

Senior Silicon DFT Lead, Google Cloud

Physical Design Lead, Static Timing Analysis

Testchip Backend Lead

ASIC Design Lead, Machine Learning, Silicon

Senior CPU Performance Architect

Chiplet Technologist and Design Integration Technical Lead, Silicon